Framing protocols employ c,vclic redundancy check (CRC) fa detect errors incurred during transmission. General1.v whole pame is protected using CRC and upon detection of error, retransmission is requested. But certain protocols demand .for single bit error correction capabilities for the headerpart of the frame. w,hich often plays an important role in receiver svnchronization. At a speed of I O Gbps, header error correction implementation in hardware can be a bottleneck This paper presents a hardwre efficient way of implernenting CRC-I6 over 16 bits of data, multiple bit error detection and single bit error correction on FPGA device.
Introduction
The Internet is growing rapidly in terms of number of users and amount of bandwidth used. Besides the transmission and switching speeds, the per-packet operations necessary for lntemet Protocol (IP) packet forwarding are the current limiting factors. As transmission speeds are continually increasing, IP packet processing overheads have become the main bottleneck [ 5 ] . Often. IP packets are encapsulated in frames protected by a cyclic redundancy check (CRC) code. CRC is the most preferred method of encoding because it provides very efficient protection against comnlonly occurring burst errors. CRC's can detect all one bit and two bit errors as well as all odd number of bits in error [Z] . The most commonly used framing techniques are PPP, HDLC and GFP. Generic Framing Procedure (GFP) is a recently proposed technique for framing. The advantage of this technique is that it does not use any special code to indicate the beginning and end of frame. Frame delineation is based on packet length that is transmitted at the beginning of each frame. The 16 hit packet length is protected by CRC-16 and transmitted as core header. Single bit error correction capability is required from the receiver. Besides fhc packet length, GFP fi-amc also has type 0-7803-8652-3/04/$20.00 0 2004 IEEE 319 header following core header which is also protected by CRC-16 and the receiver is expected to correct single bit error for type header also. T'his can be a bottleneck at a speed of IOGbps, if the core is implemented on FPGA. A lot of work has been reported on hardware implementation of error detection using CRC but there is no published method for error correction in CRC in hardware. In this paper we have proposed a technique for CRC-16 error detection and single bit error correction which is hardware optimized and works at relatively higher frequency. This paper focuses on implementation of this method on FPGA. We are targeting FPGA because timing issues in FPGA arises more oAen and this technique utilizes the huge resources available in FPGA as Block RAM. Focus of the paper is on single hit error correction for header hits protected by CRC-16. The paper is organized into two parts viz.: CRC-16 implementation in hardware and the proposed technique for CRC error detection and single hit error correction.
CRC-16 Implementation in Hardware
The generator polynomial used for CRC-I6 calculation is XI6 + X" + Xs + I in X25 standard and XI6 + X" + X' + I in CCITT. In this paper, we will he referring to the polynomial defined in X25 standard but the results can be extended to any 16 bit generator polynomial with slight modification. CRC can be implemented in hardware via techniques such as serial implementation, parallel implementation or look up 
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Figure 1 CRC-16 Equations
Where,
CPEu(i) is the i" bit of previous CRC result. In our case, since data width is 16 bits, C,,., refers to the initial state of the CRC which may be either all zeros or all ones.
Proposed method for CRC-16 Error Detection and Correction
In this paper, we will he presenting a unique way of implementing multiple hit error detection and single hit error correction using CRC for a data width of 16 hits. Let F,, be the frame transmitted in which checksum is appended after 16 bits of data. We can express F, as has occurred during transmission then C, and C, , , are equal. But if some bit(s) are in error, then C,, and C,,, will be in mismatch. Here we are concemed with just single bit error. There can be two cases, either single bit error can be in data, 0, or it can he in checksum, C, . In case single bit error is there in one of the checksum bits, then we need to just detect it.
So the real concem is to correct data in case one of the data bit is in error. If we refer to Fig 1, we will see that the checksum calculation involves XOR operations on a combination of data bits. If single bit of data flips then all the checksum hits in which that data hit has been used, will be inverted. For eg. Data bit 0 is used in checksum bit 0, 5 and 12. So if there is an error in data bit 0, then the calculated checksum and received checksum will differ in position 0, 5 and 12. Let C , , , , , , , . , = C,I XOR C,p If we consider that only one bit in data is in error then we will have 16 unique patterns for C,,,,,,,, each corresponding to individual data error bits. We have written a C program, and found the pattems for the XOR result. If there is single bit error in checksum bit, then we will obtain the following XOR pattems. 
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The XOR patterns are unique for single bit error occurring anywhere, either in data or in checksum.
For correction purpose, we have to just find out the hit in error. If that bit is CRC bit we need not do anything but if that bit is data bit then we need to flip that bit. We can find the hit depending upon which we can have a hit sequence with which received data is XORed. For e.g. if hit two is in error, then the hit sequence is "0000000000000100". This pattem is XORed with received data, which is simply flipping of bit two. We have stored these bit sequences in memory.
Memory Design Considerations
In this section, memory design parameters and programming is discussed in detail. FPGA have abundant memory available in the form of Block RAM. We will show in this section that one block RAM is sufficient for whole processing. In fact two ports of single Block RAM can serve the purpose of two CRC correction engines simultaneously as the Block RAM is used as ROM with the configuration parameters initialized during its generation using Xilinx CORE Generator.
M e m o r y Addressing
The memory is accessed using the XOR patterns. Each 16 bit XOR pattern is unique among the 32 cases. But using 16 bits of addressing implies 65536 locations, which is not desirable. To minimize the number of locations required, XOR pattern is divided into two palts of 8 bits each. If we observe the XOR pattems in Table I patterns for data and CRC, then we will find that all the 32 patterns are not unique. m e r e are overlapping patterns of 16, 32 and 64. These patterns will come as address bits when there is single bit error in data at bit position 0. I and 2 respectively and will also appear when there is single hit error in CRC at bit position 5 , 6, 7 respectively and again at 12, 13 and 14 respectively. These cases can be distinguished easily. If the lower or upper 8 bits of XOR panem are all zeros, then it is a probable case of single bit error in CRC else it is a probable case of single hit error in data. We have protection for such overlapping cases in our data structure.
M e m o r y Data Structure
The data StNCNre for memory is shown in Fig   Figure 2 Memory Data Structure
The lower 8 hits of XOR pattem are stored in memory location as-"Match Pattem" for addresses 3, 6. 13. 16. 18. 27. 32. 36. 51. 64. 72, 102. 129, 137, 145 and 204.' Fo; address 1,'2, 4, 8and.128 which represent 8 bit XOR. pattern in case of CRC bit in error excluding 16, 32 and 64, "Match pattern" is all zeros. The 16 bit "XORing bit sequence" is stored in which only one hit that corresponds to the bit position in error is set to 'I' and all other hits are set to '0'. For e.g. for location 72, which indicates a probable case ofdata bit error at bit position 6, match pattem will he "I 1000100" and XORing hit sequence will be "0000000000100000". Two additional hits, "CRC bit error'' and "Data bit error", are used to indicate that the information is stored is related to single bit error in data or CRC. For locations 3. 6, 13, 16, 18, 27, 32, 36, 51, 64, 72, 102, 129, 137, 145 and 204 "Data bit error" is set to 'I' and at all other locations it is set to '0'. For locations I, 2,4, 8, 16,32, 64 and 128 "CRC hit error" is set to 'I' and at all other locations it is set to '0'. At location 0, "No error" bit is set to ' I ' and at all other locations it is set to '0'. Thus last three bits in memory are used to decide the type of error. The data width of memory will be 26 bits.
Error Handling
In this section we will discuss how single and multi bit errors are detected and handled. The decision is based upon following algorithm. 
Hardware Implementation
The algorithm has been implemented and verified on Xilinx Virtex-I1 FPGA device. The code was written in VHDL and synthesized using Leonard0 Spectrum. The device used for implementation is 2V4Ocs144 with speed grade 5 and wire load model xcv2-40-5-wc. The results obtained are summarized in Table 3 . 
I. Conclusion
In this paper, we have described how single bit error correction can be employed in case of CRC-16 in a very efficient way on FPGA. This approach is efficient both in terms of hardware and speed. The additional hardware required is very simple. This technique works efficiently in case of ASIC design also.
